

AMENDMENT

In the claims:

For the Examiner's convenience, all pending claims are presented herein. Those claims that remain unchanged by this amendment are prefixed with "(Unchanged)".

Please amend the claims as follows:

1. (Amended) A system comprising:
2. instruction memory to store a plurality of predefined bus stimuli instructions, the
3. predefined bus stimuli instructions representing a plurality of bus
4. transactions; and
5. One or more phase generators coupled between a bus and the instruction memory,
6. the one or more phase generators to drive a series of signals on the bus
7. corresponding to the predefined bus stimuli instructions in a predefined
8. sequence.

1 3. (Unchanged) The system of claim 1, wherein the instructions comprise
2 instruction words having a predefined length.

1 4. (Unchanged) The system of claim 1, wherein the one or more phase generators
2 are further responsive to signals received from the bus.

1 5. (Unchanged) The system of claim 1, further comprising a response memory
2 coupled to the phase generator storing predefined responses to signals received
3 from the bus.

1 6. (Unchanged) The system of claim 1, wherein the at least one of the one or more
2 phase generators includes at least one digital logic device responsive to the
3 instructions and at least one phase engine for controlling timing of the bus stimuli.

1 7. (Unchanged) The system of claim 6, wherein the digital logic device comprises a
2 field programmable gate array.

1 8. (Unchanged) The system of claim 6, wherein the digital logic device comprises
2 an application specific integrated circuit.

1 9. (Unchanged) The system of claim 6, wherein the at least one digital logic device
2 includes a control portion for providing bus control signals and a data portion for
3 sending data to the bus.

1 10. (Unchanged) The system of claim 9, wherein the control portion includes a flow
2 logic device, a request logic device, and a data logic device.

1 11. (Unchanged) The system of claim 6, wherein the at least one phase engine
2 includes at least one logic level translation device.

1 12. (Unchanged) The system of claim 6, wherein the at least one phase engine
2 comprises a system phase engine, an arbitration phase engine, a request phase
3 engine, a snoop/error phase engine, and a data phase engine.

1 13. (Unchanged) The system of claim 9, further comprising a data memory coupled
2 to the data portion.

1 14. (Unchanged) The system of claim 9, wherein the data portion further receives
2 data from the bus.

1 15. (Unchanged) A system comprising:
2 an instruction memory for storing a predefined sequence of bus stimuli
3 representing a plurality of bus transactions;
4 a flow logic device responsive to the instruction memory;
5 a request logic device responsive to the instruction memory;
6 a data logic device responsive to the instruction memory;
7 a data memory coupled to the data logic device for storing data to be exchanged
8 with agents on a bus;
9 a system protocol generator coupled to the bus and the flow logic device;
10 an arbitration protocol generator coupled to the flow logic device and the bus;
11 a request protocol generator coupled to the flow logic device, the request logic
12 device and the bus;
13 a snoop/error protocol generator coupled to the request logic device and the bus;
14 a data protocol engine coupled to the data logic device; and
15 a transaction response memory coupled to the flow logic device and the request
16 logic device storing digital data representing predefined responses to
17 signals received from the bus.

1 16. (Unchanged) A system comprising:
2 a first means for storing instructions representing a plurality of predefined bus
3 transactions; and
4 second means for driving the plurality of predefined bus transactions as signals on
5 the bus.

1 17. (Unchanged) The system of claim 16, further comprising third means for storing
2 data representing predefined responses to signals received from the bus, and
3 wherein the second means implements the predefined responses based on the
4 signals received from the bus.

1 18. (Unchanged) The system of claim 16, further comprising fourth means for
2 controlling the timing of the signals provided to the bus by the second means.

1 19. (Unchanged) The system of claim 16, further comprising fifth means for storing
2 data to be exchanged with agents on the bus, wherein the second means transmits
3 data from the fifth means in response to the instructions stored in the first means.

1 20. (Unchanged) The system of claim 19, wherein the second means further receives
2 data from the bus and stores the data in the fifth means.

1 21. (Unchanged) A method for testing a bus comprising,
2 receiving instruction words corresponding to predefined bus stimuli, the
3 predefined bus stimuli representing a plurality of bus transactions; and
4 executing the plurality of bus transactions by converting the instruction words to
5 signals and driving the signals on the bus.

1 22. (Unchanged) The method of claim 21, further comprising the acts of:
2 defining a sequence of desired bus transactions; and
3 assembling the sequence of desired bus transactions into instruction words
4 wherein the sequence of bus transactions are executed when the
5 instruction words are converted to signals and driven on the bus.

1 23. (Unchanged) The method of claim 21, further comprising providing predefined
2 signals to the bus in response to signals received from the bus.

1 24. (Unchanged) The method of claim 21, further comprising exchanging data with
2 agents on the bus.

1 29. (Unchanged) A system comprising:
2 an instruction memory to store a plurality of predefined bus stimuli instructions,
3 the predefined bus stimuli instructions representing signals associated with
4 a plurality of bus transactions on a bus;
5 at least one phase generator coupled between the bus and the instruction memory,
6 the at least one phase generator to provide signals to the bus corresponding
7 to the predefined bus stimuli instructions.

1 30. (Unchanged) The system of claim 29, wherein the predefined bus stimuli
2 instruction also represents the manner in which the signals are to be transmitted.

D 31. (Amended) A method comprising:
1 generating a plurality of [instructions] instruction words corresponding to a
2 predefined sequence of bus transactions;
3 storing the [instructions] instruction words in a memory; and
4 executing the bus transactions by converting the plurality of instruction words
5 into signals and driving the signals onto the bus in the predefined
6 sequence.
7

1 32. (Unchanged) The system of claim 1, further comprising:
2 an interface other than the bus coupled to the instruction memory, the interface for
3 connection with a device to receive a plurality of predefined bus stimuli
4 instructions.
1 33. (Unchanged) The system of claim 1, wherein the plurality of predefined bus
2 stimuli instructions are configured as to drive a predefined ordered sequence of
3 bus transactions onto the bus.